1996

2021  2020  2019  2018  2017  2016  2015  2014  2013  2012  
2011  2010  2009  2008  2007  2006  2005  2004  2003  2002  
2001  2000  1999  1998  1997  1996  1995  1994  1993  1992  
1991  1990  1989  1988  1987  1986  1985  1984  1983  1982  
1981  1980  

Jounal paper
  1. 吉田 たけお, 貴家 仁志, 内藤 祥雄,
    "入力名集合と制御条件を用いたレジスタ転送レベルの設計検証法,"
    電子情報通信学会 論文誌,
    vol.J79-D, no.1, pp.28--40, 1996年1月.
    [webpage] [Local]
  2. 岩橋 政宏, 神林 紀嘉, 貴家 仁志,
    "スケーラブル符号化におけるドリフト誤差低減のための動き補償,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.1, pp.125--134, 1996年1月.
    [webpage] [Local]
  3. 松原 勝重, 西川 清史, 貴家 仁志,
    "Delayed LMSアルゴリズムに基づくパイプライン適応フィルタ,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.5, pp.1050--1057, 1996年5月.
    [webpage] [Local]
  4. Hisashi SAKANE, Hitoshi KIYA,
    "A Super-Resolution Method Based on the Discrete Cosine Transform,"
    IEICE Trans. Fundamentals,
    vol.E79-A, no.6, pp.768--776, June, 1996.
    [webpage] [Local]
  5. 岩橋 政宏, 神林 紀嘉, 貴家 仁志,
    "ハードウェア構成の簡単なスケーラブル・デコーダ,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.7, pp.1324--1329, 1996年7月.
    [webpage] [Local]
  6. Shogo MURAMATSU, Hitoshi KIYA,
    "A New Factorization Technique for the Generalized Linear-Phase LOT and Its Fast Implementation,"
    IEICE Trans. Fundamentals,
    vol.E79-A, no.8, pp.1173--1179, August, 1996.
    [webpage] [Local]
  7. 渡口 和信, 小林 弘幸, 貴家 仁志,
    "完全再構成DFTフィルタバンクを用いたサブバンド適応フィルタ,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.8, pp.1385--1393, 1996年8月.
    [webpage] [Local]
  8. 岩橋 政宏, 神林 紀嘉, 貴家 仁志,
    "変換符号化法における基底係数のビット数低減法,"
    電子情報通信学会 論文誌,
    vol.J79-B-I, no.53, pp.572--581, 1996年8月.
    [webpage] [Local]
  9. 貴家 仁志, 小林 弘幸,
    "ポリフェーズ部分行列に基づくオーバサンプル・フィルタバンク,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.9, pp.1525--1534, 1996年9月.
    [webpage] [Local]
  10. 小林 弘幸, 貴家 仁志,
    "最小遅延量を持つオーバサンプルDFTフィルタバンクの設計,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.11, pp.1801--1807, 1996年11月.
    [webpage] [Local]
  11. 村松 正吾, 貴家 仁志,
    "有限長信号に対するGenLOTの効果的構成とそのM帯域離散時間ウェーブレット変換への応用,"
    電子情報通信学会 論文誌,
    vol.J79-A, no.12, pp.1966--1976, 1996年12月.
    [webpage] [Local]
International conference
  1. Takeshi UCHIDA, Hitoshi KIYA, Akihiko YAMADA,
    "Generating a Hierarchical Simulation Model on the Basis of Functional Model of Register Transfers,"
    IEEE International Symposium on Circuits and Systems,
    1st May, 1996.
  2. Katsushige MATSUBARA, Kiyoshi NISHIKAWA, Hitoshi KIYA,
    "Pipelined Adaptive Filters Based on Two-Dimensional LMS Algorithm,"
    International Technical Conference on Circuits/Systems, Computers and Communications,
    1st July, 1996.
  3. Kuniyuki KAJITA, Hiroyuki KOBAYASHI, Shogo MURAMATSU, Akihiko YAMADA, Hitoshi KIYA,
    "Design Methods for Oversampled DFT Filter Banks,"
    International Technical Conference on Circuits/Systems, Computers and Communications,
    1st July, 1996.
  4. Shigenori KINJO, Hiroshi OCHI, Hitoshi KIYA,
    "A New Two-Dimensional Parallel Block Adaptive Digital Filter,"
    IEEE Midwest Symposium on Circuits and Systems,
    1st August, 1996.
  5. Hisashi SAKANE, Kiyoshi NISHIKAWA, Hitoshi KIYA,
    "A Super-Resolution Method Based on the Discrete Cosine Transforms,"
    EURASIP European Signal Processing Conference,
    1st September, 1996.
  6. Shogo MURAMATSU, Hitoshi KIYA,
    "A New Design Method of Linear-Phase Paraunitary Filter Banks with an Odd Number of Channels,"
    EURASIP European Signal Processing Conference,
    1st September, 1996.
  7. Kuniyuki KAJITA, Hiroyuki KOBAYASHI, Shogo MURAMATSU, Akihiko YAMADA, Hitoshi KIYA,
    "A Design Method of Oversampled Paraunitary DFT Filter Banks Using House-Holder's Factorization,"
    EURASIP European Signal Processing Conference,
    1st September, 1996.
  8. XiaoXia ZOU, Shogo MURAMATSU, Hitoshi KIYA,
    "The Generalized Overlap-Add and Overlap-Save Methods Using Discrete Sine and Cosine Transforms for FIR Filtering,"
    IEEE International Conference on Signal Processing,
    1st October, 1996.